
PIC18CXX8
DS30475A-page 102
Advanced Information
2000 Microchip Technology Inc.
FIGURE 8-13: RG1/CANTX1 PIN BLOCK DIAGRAM
FIGURE 8-14: RG2/CANRX PIN BLOCK
DIAGRAM
FIGURE 8-15: RG4:RG3 PINS BLOCK
DIAGRAM
Data
Latch
TRIS Latch
RD TRISG
P
VSS
Q
D
Q
CK
Q
D
Q
CK
EN
QD
EN
N
VDD
0
1
WR PORTG or
WR TRISG
Data Bus
RD PORTG
I/O Pin
0
1
TXD
CANCLK
TX1SRC
ENDRHI
OPMODE2:OPMODE0=000
TX1EN
Schmitt
Trigger
RD LATG
WR LATG
OPMODE2:OPMODE0 = 000
Note:
I/O pins have diode protection to VDD and VSS.
Data
Bus
WR LATG
WR TRISG
RD PORTG
Data
Latch
TRIS Latch
RD TRISG
I/O Pin
Q
D
CK
Q
D
CK
EN
QD
EN
RD LATG
or
WR PORTG
CANRX
Schmitt
Trigger
Input
Buffer
Note:
I/O pins have diode protection to VDD and VSS.
Data
Bus
WR LATG
WR TRISG
RD PORTG
Data
Latch
TRIS Latch
RD TRISG
Schmitt
Trigger
Input
Buffer
I/O Pin
Q
D
CK
Q
D
CK
EN
QD
EN
RD LATG
or
WR PORTG
Note:
I/O pins have diode protection to VDD and VSS.